Silicon Verification Engineer 5
Apply NowCompany: HireTalent
Location: Mountain View, CA 94040
Description:
Job Title: Silicon Verification Engineer 5
Duration: 5 Months on W2
Location: Fully Remote
Typical Day in the Role
Purpose of the Team: The purpose of this team is working on building IPs for silicon chips. The team is currently working on a relatively complex IP with quite a few blocks and requires support with IP verification.
Key projects: This role will contribute to IP verification and writing test cases for high level testing support using a C and system verilog based environment.
Typical task breakdown and operating rhythm: The role will consist of mostly heads down work, with only a few hours of meetings per week. This role will spend most of their time working in the verification environment site, with most of that time spent on debugging. The role will be largely independent, while the team is always encouraged to ask for help or insight when needed the role will have minimal hand-holding once ramped up.
Compelling Story & Candidate Value Proposition
What makes this role interesting? - This role provides the opportunity to work on very complex IP level verification that will be a great challenge and will use all kinds of verification aspects.
Unique Selling Points: The role will have a high impact on important IP that will be great on a resume.
Looking for an experienced senior verification engineer with 15+ years of experience to participate in following activities:
1. Understand complex architecture spec and write a new test-plan / review test-plans to provide feedback on missing test-cases
2. C based TB development
3. Comfortable with basic UVM testbench development including monitors, drivers etc.
4. Able to work independently / solve problems without lot of hand-holding.
5. Have prior experience in verifying SoCs and has knowledge of AMBA protocols.
6. Experienced in block level and SoC level debug.
Candidate Requirements
Years of Experience Required: 10+ overall years of experience in the field.
Degrees or certifications required: No degree is required to be eligible for this role.
Disqualifiers: Candidates that do not have most of their experience in verification/have mostly validation experience or do not have recent experience in verification will not be eligible for the role. The team is looking for strong individual contributors to do hands-on development and debug, and is not looking for a people manager or lead to fill these roles.
Best vs. Average: The ideal resume would contain significant experience with ASIC IP verification as well as experienced in knowledge of C programming and debug. Supplemental experience with FGPA based platform debugging tests is helpful on top of having the necessary SoC experience.
Performance Indicators: Performance will be assessed based on meeting deliverables and deadlines, with their work tracked in Azure DevOps.
Top 3 Hard Skills Required + Years of Experience
1. Minimum 10 years experience with verification for SoCs including a knowledge of C programming and comfortable with C based test infrastructure for verification
2. Minimum 10 years experience with writing test-plans for complex IP architecture - dev and debug for SoC level test, AXI/AMBA protocols
3. Minimum 4+ years experience with UVM based TB development from scratch, including UVM sequence, scoreboard, coverage, assertions coding
Duration: 5 Months on W2
Location: Fully Remote
Typical Day in the Role
Purpose of the Team: The purpose of this team is working on building IPs for silicon chips. The team is currently working on a relatively complex IP with quite a few blocks and requires support with IP verification.
Key projects: This role will contribute to IP verification and writing test cases for high level testing support using a C and system verilog based environment.
Typical task breakdown and operating rhythm: The role will consist of mostly heads down work, with only a few hours of meetings per week. This role will spend most of their time working in the verification environment site, with most of that time spent on debugging. The role will be largely independent, while the team is always encouraged to ask for help or insight when needed the role will have minimal hand-holding once ramped up.
Compelling Story & Candidate Value Proposition
What makes this role interesting? - This role provides the opportunity to work on very complex IP level verification that will be a great challenge and will use all kinds of verification aspects.
Unique Selling Points: The role will have a high impact on important IP that will be great on a resume.
Looking for an experienced senior verification engineer with 15+ years of experience to participate in following activities:
1. Understand complex architecture spec and write a new test-plan / review test-plans to provide feedback on missing test-cases
2. C based TB development
3. Comfortable with basic UVM testbench development including monitors, drivers etc.
4. Able to work independently / solve problems without lot of hand-holding.
5. Have prior experience in verifying SoCs and has knowledge of AMBA protocols.
6. Experienced in block level and SoC level debug.
Candidate Requirements
Years of Experience Required: 10+ overall years of experience in the field.
Degrees or certifications required: No degree is required to be eligible for this role.
Disqualifiers: Candidates that do not have most of their experience in verification/have mostly validation experience or do not have recent experience in verification will not be eligible for the role. The team is looking for strong individual contributors to do hands-on development and debug, and is not looking for a people manager or lead to fill these roles.
Best vs. Average: The ideal resume would contain significant experience with ASIC IP verification as well as experienced in knowledge of C programming and debug. Supplemental experience with FGPA based platform debugging tests is helpful on top of having the necessary SoC experience.
Performance Indicators: Performance will be assessed based on meeting deliverables and deadlines, with their work tracked in Azure DevOps.
Top 3 Hard Skills Required + Years of Experience
1. Minimum 10 years experience with verification for SoCs including a knowledge of C programming and comfortable with C based test infrastructure for verification
2. Minimum 10 years experience with writing test-plans for complex IP architecture - dev and debug for SoC level test, AXI/AMBA protocols
3. Minimum 4+ years experience with UVM based TB development from scratch, including UVM sequence, scoreboard, coverage, assertions coding